STP10LN80K5

N-channel 800 V, 0.55 Ω typ., 8 A MDmesh™ K5 Power MOSFET in a TO-220 package

Datasheet - production data

Figure 1: Internal schematic diagram

Features

Order code	V$_{DS}$	R$_{DS(on)}$ max.	I$_D$
STP10LN80K5	800 V	0.63 Ω	8 A

- Industry's lowest R$_{DS(on)}$ x area
- Industry's best figure of merit (FoM)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

Applications

- Switching applications

Description

This very high voltage N-channel Power MOSFET is designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Table 1: Device summary

Order code	Marking	Package	Packing
STP10LN80K5	10LN80K5	TO-220	Tube

This is information on a product in full production.

www.st.com

Contents

1   Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{GS}	Gate-source voltage	± 30	V
I_D	Drain current (continuous) at T_C = 25 °C	8	A
I_D	Drain current (continuous) at T_C = 100 °C	5	A
I_{DM} [1]	Drain current (pulsed)	32	A
P_{TOT}	Total dissipation at T_C = 25 °C	110	W
dv/dt [2]	Peak diode recovery voltage slope	4.5	V/ns
dv/dt [3]	MOSFET dv/dt ruggedness	50	
T_j	Operating junction temperature	- 55 to 150	°C
T_{stg}	Storage temperature		

Notes:

[1]Pulse width limited by safe operating area

[2]I_{SD} ≤ 8 A, di/dt 100 A/µs; V_{DS} peak < $V_{(BR)DSS}$, V_{DD}= 640 V

[3]V_{DS} ≤ 640 V

Table 3: Thermal data

Symbol	Parameter	Value	Unit
$R_{thj\text{-}case}$	Thermal resistance junction-case	1.14	°C/W
$R_{thj\text{-}amb}$	Thermal resistance junction-ambient	62.5	°C/W

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I_{AR}	Avalanche current, repetitive or not repetitive (pulse width limited by T_{jmax})	2.7	A
E_{AS}	Single pulse avalanche energy (starting T_j = 25 °C, I_D = I_{AR}, V_{DD} = 50 V)	240	mJ

2 Electrical characteristics

T_C = 25 °C unless otherwise specified

Table 5: On/off-state

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	V_{GS} = 0 V, I_D = 1 mA	800			V
I_{DSS}	Zero gate voltage drain current	V_{GS} = 0 V, V_{DS} = 800 V			1	µA
		V_{GS} = 0 V, V_{DS} = 800 V T_C = 125 °C			50	µA
I_{GSS}	Gate body leakage current	V_{DS} = 0 V, V_{GS} = ±20 V			±10	µA
$V_{GS(th)}$	Gate threshold voltage	V_{DD} = V_{GS}, I_D = 100 µA	3	4	5	V
$R_{DS(on)}$	Static drain-source on-resistance	V_{GS} = 10 V, I_D = 4 A		0.55	0.63	Ω

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
C_{iss}	Input capacitance	V_{DS} = 100 V, f = 1 MHz, V_{GS} = 0 V	-	427	-	pF
C_{oss}	Output capacitance		-	43	-	pF
C_{rss}	Reverse transfer capacitance		-	0.25	-	pF
$C_{o(tr)}$ [1]	Equivalent capacitance time related	V_{DS} = 0 to 640 V, V_{GS} = 0 V	-	72	-	pF
$C_{o(er)}$ [2]	Equivalent capacitance energy related			27	-	pF
R_g	Intrinsic gate resistance	f = 1 MHz , I_D= 0 A	-	7	-	Ω
Q_g	Total gate charge	V_{DD} = 640 V, I_D = 8 A	-	15	-	nC
Q_{gs}	Gate-source charge	V_{GS}= 10 V	-	4.2	-	nC
Q_{gd}	Gate-drain charge	See *Figure 16: "Test circuit for gate charge behavior"*	-	9	-	nC

Notes:

[1]Time related is defined as a constant equivalent capacitance giving the same charging time as Coss when V_{DS} increases from 0 to 80% V_{DSS}

[2]Energy related is defined as a constant equivalent capacitance giving the same stored energy as Coss when V_{DS} increases from 0 to 80% V_{DSS}

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	V_{DD}= 400 V, I_D = 4 A, R_G = 4.7 Ω V_{GS} = 10 V	-	11.8	-	ns
t_r	Rise time		-	10	-	ns
$t_{d(off)}$	Turn-off delay time	See *Figure 15: "Test circuit for resistive load switching times"* and *Figure 20: "Switching time waveform"*	-	28	-	ns
t_f	Fall time		-	13	-	ns

Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I_{SD}	Source-drain current		-		8	A
I_{SDM} [(1)]	Source-drain current (pulsed)		-		32	A
V_{SD} [(2)]	Forward on voltage	I_{SD} = 8 A, V_{GS} = 0 V	-		1.5	V
t_{rr}	Reverse recovery time	I_{SD} = 8 A, di/dt = 100 A/µs, V_{DD} = 60 V See *Figure 17: "Test circuit for inductive load switching and diode recovery times"*	-	350		ns
Q_{rr}	Reverse recovery charge		-	3.9		µC
I_{RRM}	Reverse recovery current		-	22.5		A
t_{rr}	Reverse recovery time	I_{SD} = 8 A, di/dt = 100 A/µs V_{DD} = 60 V, T_j = 150 °C See *Figure 17: "Test circuit for inductive load switching and diode recovery times"*	-	505		ns
Q_{rr}	Reverse recovery charge		-	5		µC
I_{RRM}	Reverse recovery current		-	20		A

Notes:

[(1)]Pulse width limited by safe operating area

[(2)]Pulsed: pulse duration = 300 µs, duty cycle 1.5%

Table 9: Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)GSO}$	Gate-source breakdown voltage	I_{GS}= ± 1mA, I_D= 0 A	30	-	-	V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection,thus eliminating the need for additional external componentry.

## 2.2 Electrical characteristics (curves)

Figure 2: Safe operating area

Figure 3: Thermal impedance

Figure 4: Output characteristics

Figure 5: Transfer characteristics

Figure 6: Gate charge vs gate-source voltage

**Figure 7: Static drain-source on-resistance**

Figure 8: Capacitance variations

Figure 9: Normalized gate threshold voltage vs temperature


**Figure 10: Normalized on-resistance vs temperature**

Figure 11: Normalized $V_{(BR)DSS}$ vs temperature

Figure 12: Output capacitance stored energy

Figure 13: Source-drain diode forward characteristics

Figure 14: Output capacitance stored energy

3 Test circuits

Figure 15: Test circuit for resistive load switching times

AM01468v1

Figure 16: Test circuit for gate charge behavior

AM01469v1

Figure 17: Test circuit for inductive load switching and diode recovery times

AM01470v1

Figure 18: Unclamped inductive load test circuit

AM01471v1

Figure 19: Unclamped inductive waveform

AM01472v1

Figure 20: Switching time waveform

AM01473v1

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

4.1 TO-220 type A package information

Figure 21: TO-220 type A package outline

0015988_typeA_Rev_T

Table 10: TO-220 type A mechanical data

Dim.	mm		
	Min.	**Typ.**	**Max.**
A	4.40		4.60
b	0.61		0.88
b1	1.14		1.70
c	0.48		0.70
D	15.25		15.75
D1		1.27	
E	10		10.40
e	2.40		2.70
e1	4.95		5.15
F	1.23		1.32
H1	6.20		6.60
J1	2.40		2.72
L	13		14
L1	3.50		3.93
L20		16.40	
L30		28.90	
øP	3.75		3.85
Q	2.65		2.95

5 Revision history

Table 11: Document revision history

Date	Revision	Changes
10-Jun-2015	1	First release.
14-Dec-2015	2	Datasheet promoted from preliminary data to production data Modified: *Table 2: "Absolute maximum ratings"*, *Table 3: "Thermal data"*, *Table 4: "Avalanche characteristics"*, *Table 5: "On/off-state"*, *Table 6: "Dynamic"*, *Figure 2: "Safe operating area"*, *Figure 3: "Thermal impedance"*, *Figure 4: "Output characteristics"* and *Figure 7: "Static drain-source on-resistance"* Minor text changes

IMPORTANT NOTICE – PLEASE READ CAREFULLY