

## Evaluating the **AD9644/AD9641** Analog-to-Digital Converters

### FEATURES

Full featured evaluation board for the **AD9644** or **AD9641**  
 SPI interface for setup and control  
 External clock, on-board oscillator, and AD9524 clocking options  
 Balun/transformer and amplifier input drive options  
 LDO regulator and switching power supply options  
 VisualAnalog® and SPI controller software interfaces

### EQUIPMENT NEEDED

Analog signal source and antialiasing filter  
 Sample clock source (if not using the on-board oscillator)  
 2 switching power supplies (6.0 V, 2.5 A), CUI EPS060250UH-  
 PHP-SZ, provided  
 PC running Windows® 98 (2nd ed.), Windows 2000,  
 Windows ME, or Windows XP  
 USB 2.0 port, recommended (USB 1.1 compatible)  
**AD9644** or **AD9641** evaluation board  
 FIFO-GX FPGA-based data capture kit

### SOFTWARE NEEDED

VisualAnalog  
 SPI controller

### DOCUMENTS NEEDED

**AD9644** or **AD9641** data sheet  
**AD9524** data sheet  
**ADP2114** or **ADP2108** data sheet  
**AD8376** or **ADL5562** data sheet  
 JESD204A specification  
**AN-905 Application Note, VisualAnalog Converter Evaluation  
 Tool Version 1.0 User Manual**  
**AN-878 Application Note, High Speed ADC SPI Control Software**  
**AN-877 Application Note, Interfacing to High Speed ADCs via SPI**  
**AN-835 Application Note, Understanding High Speed ADC  
 Testing and Evaluation**

### GENERAL DESCRIPTION

This user guide describes the **AD9644** and **AD9641** evaluation boards (AD9644-155KITZ, AD9644-80KITZ, AD9641-80KITZ), which provide all of the support circuitry required to operate the **AD9644** and **AD9641** in the available modes and configurations. The application software used to interface with the device is also described.

The **AD9644** and **AD9641** data sheets provide additional information and should be consulted when using the evaluation board. For additional information or questions, send an email to [highspeed.converters@analog.com](mailto:highspeed.converters@analog.com).

The JESD204A specification can be downloaded from the JEDEC website. The download is free, but registration is required.

### TYPICAL MEASUREMENT SETUP




Figure 1. **AD9644/AD9641** Evaluation Board and FIFO-GX Data Capture Board

**TABLE OF CONTENTS**

Features .....	1	Input Signals.....	3
Equipment Needed.....	1	Output Signals .....	3
Software Needed .....	1	Default Operation and Jumper Selection Settings.....	5
Documents Needed.....	1	Evaluation Board Software Quick Start Procedures.....	8
General Description .....	1	Configuring the Board .....	8
Typical Measurement Setup .....	1	Using the Software for Testing.....	8
Revision History .....	2	Evaluation Board Schematics and Artwork.....	14
Evaluation Board Hardware.....	3	Ordering Information.....	38
Power Supplies .....	3	Bill of Materials.....	38

**REVISION HISTORY**

**3/13—Rev. A to Rev. B**

Changed ADA4937 to ADA4937-1 and ADA4938 to ADA4938-1..... 5

Changes to Figure 21..... 18

Changes to Figure 22..... 19

Changes Table 4 .....

**9/12—Rev. 0 to Rev. A**

Removed HSC-ADC-EVALCZ (Throughout) .....

**8/11—Revision 0: Initial Version**

## EVALUATION BOARD HARDWARE

The [AD9644](#) and [AD9641](#) evaluation boards provide all of the support circuitry required to operate the parts in various modes and configurations. Figure 2 shows the typical bench characterization setup used to evaluate the ac performance of the [AD9644](#) or [AD9641](#). It is critical that the signal sources used for the analog input and clock have very low phase noise (<1 ps rms jitter) to realize the optimum performance of the signal chain. Proper filtering of the analog input signal to remove harmonics and lower the integrated or broadband noise at the input is necessary to achieve the specified noise performance. The [AD9644](#) evaluation board supports dual-channel operation for the [AD9644](#). The [AD9641](#) evaluation board supports single-channel operation for the [AD9641](#).

See the Evaluation Board Software Quick Start Procedures section to get started, and see Figure 17 to Figure 40 for the complete schematics and layout diagrams. These diagrams demonstrate the routing and grounding techniques that should be applied at the system level when designing application boards using these converters.

### POWER SUPPLIES

Each evaluation board is supplied with a wall-mountable switching power supply that provides a 6 V, 2 A maximum output. Connect the supply to an ac wall outlet of 100 V to 240 V at a frequency of 47 Hz to 63 Hz. The output from the supply is provided through a 2.1 mm inner diameter jack that connects to the printed circuit board (PCB) at P201. In the default configuration, the 6 V supply is fused and conditioned on the PCB before connecting to the low dropout linear regulators that supply the proper bias to each of the various sections on the board.

The evaluation board can be powered in a nondefault condition using multiple external bench power supplies to bias each section of the board individually. To do this, remove the E202, E204, E205, and E207 ferrite beads—as well as the E201 ferrite bead for the [AD9644](#)—from the evaluation board to disconnect the outputs from the on-board LDOs. Then, use P202 and P203 to connect a different supply for each section. A 1.8 V supply is needed with a 1 A current capability for DUT\_AVDD and DRVDD; however, it is recommended that separate supplies be used for the analog

domain and the digital domain. An additional supply (DVDD) is also required to supply 1.8 V for digital support circuitry on the board. This supply should also have a 1 A current capability and can be combined with DRVDD without significantly degrading performance.

To operate the evaluation board using the SPI and the alternate clocking options, a separate 3.3 V analog supply is needed in addition to the other supplies. This 3.3 V supply, or 3P3V\_ANALOG, should have a 1 A current capability and is used to support the clocking circuitry. On the [AD9641](#) evaluation board, the 3.3 V supply is also used to support the optional input path amplifier ([ADL5562](#)). An additional supply (5V\_SUPPORT) is used on the [AD9644](#) evaluation board to bias the optional dual input path amplifier ([AD8376](#)) on Channel A and Channel B. If used, these supplies should each have a 1 A current capability.

### INPUT SIGNALS

When connecting the clock and analog source, use signal generators with low phase noise, such as the Rohde & Schwarz SMA or HP 8644B signal generators, or an equivalent. Use a 1 m, shielded, RG-58, 50  $\Omega$  coaxial cable for connecting the signal generators to the evaluation board. Enter the desired frequency and amplitude (see the Specifications section in the data sheet of the respective part). When connecting the analog input source, use of a multi-pole, narrow-band band-pass filter with 50  $\Omega$  terminations is recommended. Analog Devices, Inc., uses TTE and K&L Microwave, Inc., band-pass filters. The filters should be connected directly to the evaluation board.

If an external clock source is used, it should also be supplied using a signal generator with low phase noise. Typically, most Analog Devices evaluation boards can accept ~2.8 V p-p or 13 dBm sine wave input for the clock.

### OUTPUT SIGNALS

The default setup uses the Analog Devices high speed converter evaluation platform (FIFO-GX FPGA) for data capture. The output signals from Channel A and Channel B are routed through P601 to the FPGA on the data capture board.




Figure 2. AD9644/AD9641 Evaluation Board Connection

08941-002

### DEFAULT OPERATION AND JUMPER SELECTION SETTINGS

This section explains the default and optional settings and modes available on the AD9644 and AD9641 Rev. A evaluation boards.

#### Power Circuitry

Connect the switching power supply that is included in the evaluation kit between an ac wall outlet of 100 V to 240 V at 47 Hz to 63 Hz and the P201 jack.

#### Analog Input

The Channel A and Channel B inputs on the evaluation board are set up for a double balun-coupled analog input with a 50 Ω impedance. This input network is optimized to support a wide frequency band. See the AD9644 data sheet for additional information about the recommended networks for various input frequency ranges. The nominal input drive level is 10 dBm to achieve 2 V p-p full scale into 50 Ω. At higher input frequencies, slightly higher input drive levels are required due to losses in the front-end network.

Optionally, on the AD9644 evaluation board, Channel A and Channel B inputs on the board can be configured to use the AD8376 digitally controlled variable gain amplifier (VGA). The

AD8376 is included on the AD9644 evaluation board at U401. However, the path into and out of the AD8376 can be configured in many different ways depending on the application; therefore, the parts in the input and output paths are left unpopulated. Users should see the AD8376 data sheet for additional information about this part and for configuring the inputs and outputs. The AD8376 by default is held in power-down mode but can be enabled by adding a jumper on P401 (Channel A) or P402 (Channel B).

Optionally, on the AD9641 evaluation board, the Channel A input on the board can be configured to use the ADL5562 ultralow distortion RF/IF differential amplifier. The ADL5562 is included on the AD9641 evaluation board at U401. However, the path into and out of the ADL5562 can be configured in many ways depending on the application; therefore, the parts in the input and output paths are left unpopulated. Users should see the ADL5562 data sheet for additional information on this part and for configuring the inputs and outputs. The ADL5562 by default is held in power-down mode but can be enabled by adding a jumper on P401. The ADL5562 can also be substituted with the ADA4937-1 or the ADA4938-1 to allow evaluation of these parts with the analog-to-digital converter (ADC).




Figure 3. Default Analog Input Configuration of the AD9644/AD9641

09941-003

### Clock Circuitry

The default clock input circuit that is populated on the [AD9644](#) and [AD9641](#) evaluation boards uses a simple transformer-coupled circuit using a high bandwidth 1:1 impedance ratio transformer (T503) that adds a very low amount of jitter to the clock path. The clock input is 50  $\Omega$  terminated and ac-coupled to handle single-ended sine wave types of inputs. The transformer converts the single-ended input to a differential signal that is clipped by CR503 before entering the ADC clock inputs.

The board is set by default to use an external clock generator. An external clock source capable of driving a 50  $\Omega$  terminated input should be connected to J702.

A differential LVPECL clock driver output can also be used to clock the ADC input using the [AD9524](#) (U501). To place the [AD9524](#) into the clock path, populate R541 and R542 with 0  $\Omega$  resistors and remove R522 and R523 to disconnect the default clock path outputs. In addition, populate R533 and R534 with 0  $\Omega$  resistors. Next, place Y501, which is the Epson Toyocom voltage controlled oscillator that serves as the VCXO for the [AD9524](#). By completing these connections, OUT2 of the [AD9524](#) is connected to the sampling clock inputs of the [AD9644/AD9641](#). The [AD9524](#) must be configured through the SPI controller software to set up the PLL and other operation modes. Consult the [AD9524](#) data sheet for more information about these and other options.

An additional clocking option is provided on the [AD9644](#) evaluation board. In place of connecting an external source for the clock, Y502 a low jitter Valpey Fisher clock oscillator can be placed and used as the clock source. If using Y502, a jumper must be placed on Header P501.

### PDWN

To enable the power-down feature, add a shorting jumper across P101 at Pin 1 and Pin 2 to connect the PDWN pin to AVDD.

### Switching Power Supply

The ADC on the [AD9644](#) evaluation board can be configured to use the [ADP2114](#) dual switching power supply to provide power to the DRVDD and AVDD rails of the ADC. To configure the board to operate from the [ADP2114](#), the following changes must be incorporated (see the [AD9644](#) Evaluation Board Schematics and Artwork and Bill of Materials sections for specific recommendations for part values):

1. Install R204 and R221 to enable the [ADP2114](#).
2. Install R216 and R218.
3. Install L201 and L202.
4. Remove JP201 and JP203 and install JP202 and JP204.
5. Remove E205 and E207 and install E208 and E209.

The ADC on the [AD9641](#) evaluation board can be configured to use the [ADP2108](#) switching power supply to provide power to the DRVDD and AVDD rails of the ADC. To configure the board to operate from the [ADP2108](#), the following changes must be incorporated (see the [AD9641](#) Evaluation Board Schematics and Artwork and Bill of Materials sections for specific recommendations for part values):

1. Install R204 to enable the [ADP2108](#).
2. Install L201 and L202.
3. Remove JP201 and JP203 and install JP202 and JP204.
4. Remove E205 and E207 and install E208 and E209.

Making these changes enables the switching converter to power the ADC. Using the switching converter as the ADC power source is more efficient than using the default LDOs.

**JESD204A Output Modes**

The [AD9641](#) evaluation platform supports one JESD204A output mode (see Table 1), and the [AD9644](#) evaluation platform supports several JESD204A output modes (see Table 2 for typical configurations). Each mode requires a different FPGA configuration to capture data properly. Output Configuration A in Table 2 is the configuration for the default mode for the [AD9644](#), and it consists of two converters, each of which has two links and one output lane.

**Table 1. [AD9641](#) JESD204A Configuration**

Output Configuration	<a href="#">AD9641</a> Configuration	JESD204A Link Settings	Comments
A	One converter, One JESD204A link, One lane per link	M = 1; L = 1; S = 1; F = 2; N' = 16; CF = 0; CS = 0, 1, 2; K = N/A; SCR = 0, 1; HD = 0	Maximum sample rate = 80 MSPS or 155 MSPS

**Table 2. [AD9644](#) JESD204A Typical Configurations (Enabled Through SPI Register 0x5E, Bits[2:0])**

Output Configuration	<a href="#">AD9644</a> Configuration	JESD204A Link A Settings	JESD204A Link B Settings	Comments
A	Two converters, two JESD204A links, one lane per link	M = 1; L = 1; S = 1; F = 2; N' = 16; CF = 0; CS = 0, 1, 2; K = N/A; SCR = 0, 1; HD = 0	M = 1; L = 1; S = 1; F = 2; N' = 16; CF = 0; CS = 0, 1, 2; K = N/A; SCR = 0, 1; HD = 0	Maximum sample rate = 80 MSPS
B	Two converters, one JESD204A link, two lanes per link	M = 2; L = 2; S = 1; F = 2; N' = 16; CF = 0; CS = 0, 1, 2; K = see the specifications in the <a href="#">AD9644</a> data sheet; SCR = 0, 1; HD = 0	Disabled	Maximum sample rate = 80 MSPS This configuration is required for applications needing two aligned samples (that is, I/Q applications)
C	Two converters, one JESD204A link, one lane per link	M = 2; L = 1; S = 1; F = 4; N' = 16; CF = 0; CS = 0, 1, 2; K = see the specifications in the <a href="#">AD9644</a> data sheet; SCR = 0, 1; HD = 0	Disabled	Maximum sample rate = 80 MSPS



## EVALUATION BOARD SOFTWARE QUICK START PROCEDURES

This section provides quick start procedures for using the [AD9644](#) or [AD9641](#) evaluation board. Both the default and optional settings are described.

### CONFIGURING THE BOARD

Before using the software for testing, configure the evaluation board as follows:

1. Connect the [AD9644](#) or [AD9641](#) evaluation board to the FIFO-GX data capture board, as shown in Figure 1 and Figure 2.
2. Ensure that a jumper is installed on Header P1 between Pin 1 and Pin 2 on the FIFO-GX evaluation board to set the FPGA I/O voltage to 1.8 V.
3. Connect the [AD9644](#) or [AD9641](#) evaluation board to a 6 V, 2.5 A switching power supply (such as the CUI, Inc., EPS060250UH-PHP-SZ included in the evaluation board package).
4. Connect the FIFO-GX board to a 6 V, 2.5 A switching power supply (such as the CUI EPS060250UH-PHP-SZ included in the evaluation board package).
5. Connect the FIFO-GX board (J6) to a PC with the USB cable.
6. On the ADC evaluation board, confirm that there are no jumpers installed on any of the header pins.
7. Connect a low jitter sample clock to Connector J505 (J506 may be installed on earlier revision boards and can be used for the clock input on these boards). If the [AD9644](#) clock divider is used, provide a clock into J505 (or J506) at the appropriate rate, which is divided to the desired clock rate. The input clock level should be between 10 dBm and 14 dBm.
8. Use a signal generator with low phase noise to provide an input signal to the analog input—Connector J301 (Channel A) and/or Connector J303 (Channel B). Use a 1 m, shielded, RG-58, 50  $\Omega$  coaxial cable to connect the signal generator. For best results, use a narrow-band band-pass filter with 50  $\Omega$  terminations and an appropriate center frequency. For the testing of these boards, TTE, Allen Avionics, and K&L band-pass filters were used.

### USING THE SOFTWARE FOR TESTING

#### Setting Up the ADC Data Capture

After configuring the board, set up the ADC data capture using the following steps:

1. Open VisualAnalog on the PC that is connected to the evaluation board. The appropriate part type should be listed in the status bar of the **VisualAnalog – New Canvas** window. Select the template that corresponds to the type of

testing to be performed (for example, in Figure 4 [AD9644](#) has been selected).




Figure 4. VisualAnalog, New Canvas Window

2. After the template is selected, a message appears asking if the default configuration can be used to program the FPGA (see Figure 5). Click **Yes**, and the window closes.




Figure 5. VisualAnalog Default Configuration Message

3. To change features to settings other than the default settings, click the **Expand Display** button (see Figure 6) to view the full window (shown in Figure 7). Detailed instructions for changing the features and capture settings can be found in the [AN-905 Application Note, VisualAnalog Converter Evaluation Tool Version 1.0 User Manual](#). After the changes are made to the capture settings, click the **Collapse Display** button (see Figure 7) to minimize the window (shown in Figure 6).




Figure 6. VisualAnalog Window Toolbar, Collapsed Display






Figure 7. VisualAnalog, Main Window

- If the input clock divider is used or if testing in Configuration C is desired, a nonstandard FPGA configuration file is required. To program the FPGA with a nonstandard configuration, click **ADC Data Capture**, and the **ADC Data Capture Settings** window appears. Click the **Capture Board** tab. Under the FPGA area, select the appropriate

FPGA configuration file from the **Program Files:** box (see Table 2 and Figure 8). The selected FPGA configuration is then downloaded to the hardware using VisualAnalog. Table 2 details the configurations that are available to program the FPGA.

Table 3. AD9644 and AD9641 JESD204A Typical Configurations

Output Configuration		Clock Divider	FPGA Configuration File Name
AD9644	AD9641		
A and B	A	Disabled (Default)	ad9644_41.rbf (default)
A and B	A	Set to Divide by 2	ad9644_41_div2.rbf
A and B	A	Set to Divide by 3	ad9644_41_div3.rbf
A and B	A	Set to Divide by 4	ad9644_41_div4.rbf
A and B	A	Set to Divide by 5	ad9644_41_div5.rbf
A and B	A	Set to Divide by 6	ad9644_41_div6.rbf
A and B	A	Set to Divide by 7	ad9644_41_div7.rbf
A and B	A	Set to Divide by 8	ad9644_41_div8.rbf
C	A	Disabled	ad9644_41_config3.rbf




Figure 8. VisualAnalog, Main Window, Data Capture Settings

**Setting Up the SPI Controller Software**

After the ADC data capture board setup is complete, set up the SPI Controller software using the following procedure:

1. Start the SPI Controller software by selecting the SPI controller software from the **Start** menu or by double-clicking the **SPIController** software desktop icon. If prompted for a configuration file, select the appropriate one. If not, check the title bar of the window to determine which configuration is loaded. If necessary, select **Cfg Open** from the **File** menu and select the appropriate file based on your part type. Note that the **CHIP ID(1)** field should be filled to indicate whether the correct SPI controller configuration file is loaded (see Figure 9).




Figure 9. SPI Controller, CHIP ID(1) Box

2. Click the **New DUT** button in the **SPIController** window (see Figure 10).




Figure 10. SPI Controller, New DUT Button

3. In the **ADCBase 0** tab of the **SPIController** window, find the **CLKDIV(B)** box (see Figure 11). If using the clock divider, use the drop-down box to select the correct clock divide ratio, if necessary. See the [AD9644](#) or [AD9641](#) data sheet; the [AN-878 Application Note, High Speed ADC SPI Control Software](#); and the [AN-877 Application Note, Interfacing to High Speed ADCs via SPI](#), for additional information.




Figure 11. SPI Controller, CLKDIV(B) Box

4. If the ADC sample rate is less than 100 MSPS, click the **PLL Input < 100 MSPS** check box in the **PLL CTRL(21)** box of the **ADCBase0** tab. If you configured the FPGA for a clock divider mode in Step 4 of the Setting Up the ADC Data Capture section, select the appropriate clock divider setting in the **Divide ratio** drop-down box located in the **CLKDIV(B)** box. If you configured the FPGA for Output Configuration C (two converters, one JESD204A link, one lane per link) in Step 4 of the Setting Up the ADC Data Capture section, select this option in the **JTX QUICK CFG** box.
5. Note that other settings can be changed on the **ADCBase 0** tab (see Figure 11) and the **ADC A** and **ADC B** tabs (see Figure 12) to set up the part in the desired mode. The **ADCBase 0** tab settings affect the entire part, whereas the settings on the **ADC A** and **ADC B** tabs affect the selected channel only. Note that for the [AD9641](#), only the **ADCBase0** and **ADC A** tabs are available because the device is a single-channel ADC. See the [AD9644](#) or [AD9641](#) data sheet; the [AN-878 Application Note, High Speed ADC SPI Control Software](#); and the [AN-877 Application Note, Interfacing to High Speed ADCs via SPI](#), for additional information on the available settings.
6. Set the single-ended **SYNC** check box in the **JTX LINK CTRL2** box on both the **ADC A** and **ADC B** tabs (or on only the **ADC A** tab for the [AD9641](#)) as shown in Figure 12. This sets the JESD input syncs to operate in singled-ended CMOS mode for compatibility with the FPGA configuration.




Figure 12. SPI Controller, Example ADC A Tab

7. If Configuration B (two converters, one JESD204A link, two lanes per link) is selected, click the **FACI Disable** check box in the **JTX LINK CTRL1** box (shown in Figure 13) for both Channel A and Channel B (ADC A and ADC B tabs) for the **AD9644**, or for only Channel A (ADC A tab) for the **AD9641**. Changing this selection sets the part to match the expected FPGA input configuration.




Figure 13. SPI Controller, Example ADC A Tab

8. Click the **Run** button in the **VisualAnalog** toolbar (see Figure 14).




Figure 14. Run Button in VisualAnalog Toolbar, Collapsed Display

### Adjusting the Amplitude of the Input Signal

Next, adjust the amplitude of the input signal for each channel as follows:

1. Adjust the amplitude of the input signal for Channel A so that the fundamental is at the desired level. (Examine the **Fund Power** reading in the left panel of the **VisualAnalog Graph – AD9644 Average FFT** window (see Figure 15).)




Figure 15. Graph Window of VisualAnalog

2. Repeat Step 1 for Channel B on the **AD9644**.
3. Click the disk icon within the graph for Channel A to save the performance plot data as a .csv formatted file. See Figure 16 for an example.




Figure 16. Typical FFT, AD9644

4. Repeat Step 3 for Channel B on the **AD9644**.

**Troubleshooting Tips**

If the FFT plot appears abnormal, use the following troubleshooting tips:

- If you see a normal noise floor when you disconnect the signal generator from the analog input, be sure you are not overdriving the ADC. Reduce the input level, if necessary.
- In the **VisualAnalog** main window, click the **Settings** button in the **Input Formatter** box. Check that **Number Format** is set to the correct encoding (offset binary by default). Repeat this procedure for the other channel.

If the FFT appears normal but the performance is poor, use the following troubleshooting tips:

- Ensure that an appropriate filter is used on the analog input.
- Check that the signal generators for the clock and the analog input have low phase noise.
- Change the analog input frequency slightly if noncoherent sampling is being used.
- Verify that the SPI configuration file matches the product being evaluated.

If the FFT window remains blank after **Run** is clicked, use the following troubleshooting tips:

- Check that the evaluation board is securely connected to the FIFO-GX board.
- Ensure that the FPGA has been programmed by verifying that the **DONE** LED is illuminated on the FIFO-GX board. If this LED is not illuminated, make sure the U4 switch on the board is in the correct position for the USB configuration.
- Verify that the correct FPGA program was installed by clicking the **Settings** button in the **ADC Data Capture** box in **VisualAnalog**, and then clicking the **FPGA** tab and verifying that the proper FPGA bin file is selected for the part.


If **VisualAnalog** indicates that the FIFO Capture timed out, use the following troubleshooting tips:

- Ensure that all power and USB connections are secure.
- Probe the DCOA signal at RN801 (Pin 2) on the evaluation board and confirm that a clock signal is present at the ADC sampling rate.






810-14960



POWER


Figure 18. AD9644 Board Power Input and Supply

# ANALOG INPUT



LAYOUT: SMA'S SHOULD BE 540 MILS CENTER TO CENTER

NOTE: CUTS REQ'D FOR 2ND TRANSF USE



LAYOUT: SMA'S SHOULD BE 540 MILS CENTER TO CENTER

Figure 19. AD9644 Passive Analog Input Circuits

09941-016

020-119660

ACTIVE PATH - CHANNEL A AND B




Figure 20. AD9644 Optional Active Input Circuits





Figure 21. AD9644 Clock Input Circuits

09941-022



LAYOUT: PLACE C602 NEAR DUT

NOTE: THIS SYMBOL IS DRAIN GIVEN INPUT 1 LOGIC

# SPI & FPGA CONN

LAYOUT: ROUTE ALL TRACES TO THE TYCO CONN ON TOP OF BOARD

LAYOUT: PLACE THESE P'S NEAR DUT

LAYOUT: TYCO SPACING IS THE WIDER SPACING PER THE ALTERA BD





Figure 23. AD9644 Top Side

08941-023





09941-024

Figure 24. AD9644 Ground Plane (Layer 2)




Figure 25. AD9644 Power Plane (Layer 3)

09944-025




Figure 26. AD9644 Power Plane (Layer 4)

08941-026




Figure 27. AD9644 Ground Plane (Layer 5)

09341-027




Figure 28. AD9644 Bottom Side

09B41-028

# AD9641

## DUT




Figure 29. AD9641 DUT and Related Circuits

09941-029






Figure 30. AD9641 Board Power Input and Supply

# ANALOG INPUT




Figure 31. AD9641 Passive Analog Input Circuit

LAYOUT: SMA'S SHOULD BE 540 MILS CENTER TO CENTER

NOTE: CUTS REQ'D FOR 2ND TRANSF USE




Figure 32. AD9641 Optional Active Input Circuit






Figure 34. AD9641 SPI Configuration Circuit and FIFO Connections

09941-034





Figure 35. AD9641 Top Side


09941-035



00941-036

Figure 36. AD9641 Ground Plane (Layer 2)





09841-037

Figure 37. AD9641 Power Plane (Layer 3)





Figure 38. AD9641 Power Plane (Layer 4)

05941-038



09941-039

Figure 39. AD9641 Ground Plane (Layer 5)



09941-040

Figure 40. AD9641 Bottom Side

## ORDERING INFORMATION

## BILL OF MATERIALS

Table 4. AD9644 Board BOM

Item	Qty	Reference Designator	Description	Value	Manufacturer/Part No.
1	1	N/A	PCBZ, AD9644 customer board		Analog Devices AD9644CE01 Rev. A
2	21	C101, C102, C103, C104, C105, C106, C109, C110, C111, C112, C113, C114, C115, C116, C119, C120, C514, C515, C516, C520, C521	Capacitor ceramic X5R 0201	0.1 $\mu$ F	Murata GRM033R60J104KE19D
3	6	C107, C117, C118, C121, C122, C212	Capacitor monolithic ceramic 0402	1 $\mu$ F	Murata GRM155R60J105KE19D
4	46	C123, C231, C233, C235, C237, C239, C301, C305, C306, C307, C311, C312, C401, C402, C403, C404, C405, C406, C407, C408, C409, C411, C413, C414, C419, C420, C501, C502, C504, C505, C506, C507, C512, C517, C518, C519, C522, C529, C530, C531, C532, C533, C535, C536, C601, C604	Capacitor ceramic X7R 0402	0.1 $\mu$ F	Murata GRM155R71C104KA88D
5	6	C201, C232, C234, C236, C238, C240	Capacitor tantalum	10 $\mu$ F	AVX Corporation TAJA106K010RNJ
6	4	C202, C203, C204, C207	Capacitor ceramic X5R 0805	4.7 $\mu$ F	Taiyo Yuden EMK212BJ475KG-T
7	6	C206, C209, C225, C227, C228, C230	Capacitor monolithic ceramic X5R	4.7 $\mu$ F	Murata GRM188R60J475KE19
8	6	C210, C211, C220, C221, C223, C224	Capacitor ceramic chip	22 $\mu$ F	Murata GRM21BR60J226ME39L
9	1	C213	Capacitor ceramic X7R 0402	2200 pF	Phycomp (Yageo) CC0402KRX7R9BB222
10	2	C214, C216	Capacitor chip monolithic ceramic C0G 0402	100 pF	Murata GRM1555C1H101JD01D
11	5	C215, C217, C218, C226, C229	Capacitor ceramic X7R 0402	0.01 $\mu$ F	Murata GRM155R71H103KA01D
12	7	C302, C303, C304, C308, C309, C310, C537	Capacitor ceramic NP0 0402	8.2 pF	Yageo 0402CG829D9B200
13	7	C410, C412, C524, C525, C526, C527, C534	Capacitor ceramic monolithic	10 $\mu$ F	Murata GRM21BR61C106KE15L
14	2	C503, C508	Capacitor ceramic X5R	0.33 $\mu$ F	Murata GRM155R61A334KE15D
15	2	C509, C510	Capacitor ceramic monolithic	0.001 $\mu$ F	Murata GRM155R71H102KA01D
16	2	C511, C513	Capacitor chip ceramic X7R 0603	0.47 $\mu$ F	Murata GCM188R71C474KA55D
17	1	CR201	Diode rectifier GPP SMD	S1AB-13	Diodes Incorporated S1AB-13
18	1	CR202	Diode Schottky 3 A rectifier	SK33A-TP	Micro Commercial Components SK33A-TP
19	1	CR203	LED green surface mount	LNJ314G8TRA (green)	Panasonic LNJ314G8TRA
20	3	CR204, CR205, CR206	Diode recovery rectifier	S2A-TP	Micro Commercial Components S2A-TP
21	2	CR501, CR502	LED green surface mount	LNJ314G8TRA (green)	Panasonic LNJ314G8TRA
22	1	CR503	Diode Schottky dual series	HSMS-2812BLK	Avago HSMS-2812BLK

Item	Qty	Reference Designator	Description	Value	Manufacturer/Part No.
23	12	E201, E202, E204, E205, E207, E210, E211, E212, E213, E214, E215, E216	Inductor ferrite bead	100 MHz	Panasonic EXC-ML20A390U
24	2	E501, E502	Chip bead core	45 Ω	Panasonic EXCL3225U1
25	1	F201	Fuse polyswitch PTC device 1812	1.1 A	Tyco Electronics NANOSMDC110F-2
26	1	FL201	Filter noise suppression LC combined type	BNX016-01	Murata BNX016-01
27	4	J101, J301, J303, J505	Connector-PCB SMA ST edge mount	SMA-J-P-X-ST-EM1	Samtec SMA-J-P-X-ST-EM1
28	2	J401, J402	Connector-PCB header ST 10-pin	TSW-105-08-G-D	Samtec TSW-105-08-G-D
29	1	J501	Connector-PCB BERG header ST male 3-pin	SAMTECTSW10308GS3PIN	Samtec TSW-103-08-G-S
30	4	JP201, JP202, JP203, JP204	Resistor jumper SMD 0805 (SHRT)	0	Panasonic ERJ-6GEYJ0.0
31	2	L201, L202	Inductor surface mount	2.2 μH	Toko FDV0630-2R2M
32	6	L501, L502, L503, L504, L505, L506	Inductor SMT power	1 μH	Coilcraft ME3220-102MLB
33	4	P101, P401, P402, P501	Connector-PCB header two-position	TSW-102-08-G-S	Samtec TSW-102-08-G-S
34	1	P201	Connector-PCB dc power jack surface mount	PJ-202A	CUI STACK PJ-202A
35	1	P202	Connector-PCB header six-position	Z5.531.3625.0	Wieland Z5.531.3625.0
36	1	P203	Connector-PCB, pluggable header	Z5.531.3425.0	Wieland Z5.531.3425.0
37	1	P601	Connector-PCB 60-pin RA connector	6469169-1	Tyco 6469169-1
38	36	R101, R107, R217, R219, R241, R303, R307, R319, R320, R323, R328, R339, R340, R409, R413, R506, R522, R523, R524, R525, R532, R538, R547, R551, R552, RS201, RS202, RS203, RS204, RS205, RS206, RS207, RS208, RS209, RS210, RS211	Resistor film SMD 0402	0	Panasonic ERJ-2GE0R00X
39	2	R102, R103	Resistor film SMD 0402	2.0k	Multicomp CR10B202JT
40	1	R201	Resistor film chip thick	261	NIC COMP CORP NRC06F2610TRF
41	22	R202, R416, R417, R418, R419, R420, R421, R422, R423, R424, R425, R509, R515, R516, R517, R518, R519, R544, R545, R601, R609, R610	Resistor precision thick film chip R0402	10k	Panasonic ERJ-2RKF1002X
42	1	R203	Resistor precision thick film chip R0402	1.91k	Panasonic ERJ-2RKF1911X
43	2	R205, R222	Resistor precision thick film chip R0402	1.00k	Panasonic ERJ-2RKF1001X
44	1	R206	Resistor precision thick film chip R0402	10	Panasonic ERJ-2RKF10R0X
45	5	R207, R208, R602, R611, R612	Resistor precision thick film chip R0402	100k	Panasonic ERJ-2RKF1003X
46	1	R209	Resistor chip SMD 0402	27k	Panasonic ERJ-2RKF2702X
47	1	R210	Resistor precision thick film chip R0402	4.64k	Panasonic ERJ-2RKF4641X
48	2	R211, R212	Resistor chip SMD 0402	15k	Panasonic ERJ-2RKF1502X
49	1	R213	Resistor film SMD 0402	13k	Yageo 9C04021A1302FLHF3
50	1	R214	Resistor precision thick film chip R0402	10.5k	Panasonic ERJ-2RKF1052X
51	2	R302, R322	Resistor film SMD 0603	0	Panasonic ERJ-3GEY0R00V
52	4	R313, R314, R333, R334	Resistor film SMD 0402	36	Panasonic ERJ-2GEJ360X

Item	Qty	Reference Designator	Description	Value	Manufacturer/Part No.
53	4	R315, R316, R335, R336	Resistor film SMD 0402	33	Panasonic ERJ-2GEJ330X
54	8	R317, R318, R337, R338, R501, R503, R505, R604	Resistor precision thick film chip R0402	49.9	Panasonic ERJ-2RKF49R9X
55	5	R401, R402, R603, R605, R626	Resistor film SMD 0402	1.1k	Panasonic ERJ-2GEJ112X
56	1	R502	Resistor ultra-precision ultra-reliability MF chip	1k	Susumu RG1005P-102-B-T5
57	3	R510, R511, R512	Resistor precision thick film chip R0201	100	Panasonic ERJ-1GEF1000C
58	2	R513, R514	Resistor precision thick film chip R0402	200	Panasonic ERJ-2RKF2000X
59	1	R543	Resistor film SMD 0402	100	Venkel CR0402-16W-1000FPT
60	1	R555	Resistor ultra-precision ultra-reliability MF chip	1k	Susumu RG1005P-102-B-T5
61	12	R606, R613, R616, R618, R619, R620, R621, R622, R623, R624, R625, R628	Resistor thick film chip	0	Multicomp 0402WGF0000TCE
62	5	T302, T303, T306, T307, T503	Transformer RF 1:1	MABA-007159-000000	Macom MABA-007159-000000
63	2	T401, T402	Transformer RF	TC3-1T+	Mini Circuits TC3-1T+
64	1	U101	IC serial output ADC prelim	AD9644BCPZ-155	Analog Devices AD9644BCPZ-155
65	1	U201	IC low dropout CMOS linear regulator	ADP1708ARDZ-R7	Analog Devices ADP1708ARDZ-R7
66	2	U202, U203	IC 150 mA ultralow noise, CMOS linear regulator	ADP150AUJZ-3.3-R7	Analog Devices ADP150AUJZ-3.3-R7
67	2	U204, U205	IC low dropout CMOS linear regulator	ADP1706ARDZ-1.8-R7	Analog Devices ADP1706ARDZ-1.8-R7
68	1	U206	IC dual configurable sync PWM step-down regulator	ADP2114_PRELIM	Analog Devices ADP2114_PRELIM
69	2	U300, U602	IC tiny logic UHS dual buffer	NC7WZ16P6X	Fairchild NC7WZ16P6X
70	1	U401	IC ultralow distortion IF dual VGA	AD8376ACPZ	Analog Devices AD8376ACPZ
71	1	U501	IC AD9524 prelim	AD9524_PRELIM	Analog Devices AD9524_PRELIM
72	1	U503	IC 3.3 V LVDS 1-bit high speed differential driver	ADN4661	Analog Devices ADN4661BRZ
73	1	U601	IC tiny logic UHS dual buffer	NC7WZ07P6X	Fairchild NC7WZ07P6X
74	1	Y502	ACMOS/LSTTL compatible clock oscillator	80 MHz	Valpey Fisher VFAC3HL80
75 <sup>1</sup>	2	C205, C208	Capacitor ceramic X7R 0402	0.01 $\mu$ F	Murata GRM155R71H103KA01D
76 <sup>1</sup>	2	C219, C222	C0603	0603	0603
77 <sup>1</sup>	4	C415, C416, C421, C422	Capacitor ceramic monolithic	0.001 $\mu$ F	Murata GRM155R71H102KA01D
78 <sup>1</sup>	2	C417, C423	Capacitor ceramic	2.7 pF	Samsung CL05C2R7CBNC
79 <sup>1</sup>	2	C418, C424	Capacitor ceramic	22 pF	Phycomp (YAGEO) 0402CG220J9B200
80 <sup>1</sup>	4	C523, C528, C602, C603	Capacitor ceramic X7R 0402	0.1 $\mu$ F	Murata GRM155R71C104KA88D
81 <sup>1</sup>	4	E203, E206, E208, E209	Inductor ferrite bead	100 MHz	Panasonic EXC-ML20A390U
82 <sup>1</sup>	5	J302, J304, J502, J503, J506	Connector-PCB SMA ST	SMA-J-P-X-ST-EM1	Samtec SMA-J-P-X-ST-EM1



Item	Qty	Reference Designator	Description	Value	Manufacturer/Part No.
83 <sup>1</sup>	11	L301, L302, L403, L404, L405, L406, L409, L410, L411, L412, L507	edge mount Inductor surface mount	100 nH	Coilcraft 0603CS-R10XGLU
84 <sup>1</sup>	4	L401, L402, L407, L408	Inductor surface mount	1 µH	Coilcraft 0603LS-102XGLB
85 <sup>1</sup>	1	P102	Connector-PCB header two-position	TSW-102-08-G-S	Samtec TSW-102-08-G-S
86 <sup>1</sup>	1	P602	Connector-PCB 60-pin RA connector	6469169-1	Tyco 6469169-1
87 <sup>1</sup>	7	R105, R301, R304, R321, R324, R529, R530	Resistor precision thick film chip R0402	49.9	Panasonic ERJ-2RKF49R9X
88 <sup>1</sup>	43	R106, R108, R109, R110, R204, R216, R218, R221, R306, R308, R309, R310, R311, R312, R326, R327, R329, R330, R331, R332, R403, R404, R406, R407, R410, R411, R414, R415, R508, R526, R527, R531, R533, R534, R537, R541, R542, R548, R549, R550, R553, R554, R608	Resistor film SMD 0402	0	Panasonic ERJ-2GE0R00X
89 <sup>1</sup>	2	R215, R220	R0603	0603	0603
90 <sup>1</sup>	2	R305, R325	Resistor film SMD 0603	0	Panasonic ERJ-3GEY0R00V
91 <sup>1</sup>	2	R405, R408	Resistor precision thick film chip R0402	130	Panasonic ERJ-2RKF1300X
92 <sup>1</sup>	2	R412, R426	Resistor film SMD 0402	300	Panasonic ERJ-2GEJ301X
93 <sup>1</sup>	1	R507	R0402	0402	0402
94 <sup>1</sup>	2	R520, R521	Resistor precision thick film chip R0402	200	Panasonic ERJ-2RKF2000X
95 <sup>1</sup>	2	R539, R540	Resistor precision thick film chip R0402	24.9	Panasonic ERJ-2RKF24R9X
96 <sup>1</sup>	3	R607, R614, R617	Resistor thick film chip	0	Multicomp 0402WGF0000TCE
97 <sup>1</sup>	3	R615, R627, R629	Resistor precision thick film chip R0402	10k	Panasonic ERJ-2RKF1002X
98 <sup>1</sup>	5	T301, T304, T305, T308, T502	Transformer RF	ADT1-1WT+	Mini Circuits ADT1-1WT+
99 <sup>1</sup>	1	U603	IC CMOS, quad SPDT switches	ADG734BRUZ	Analog Devices ADG734BRUZ
100 <sup>1</sup>	1	Y501	IC oscillator voltage controlled	60 MHz to 800 MHz	Epson Toyocom TCO-2111

<sup>1</sup> Do not install.

Table 5. AD9641 Board BOM

Item	Qty	Reference Designator	Description	Value	Manufacturer/Part No.
1	1	N/A	PCBZ, AD9641 customer board		Analog Devices AD9641CE01 Rev. A
2	17	C101, C104, C105, C107, C109, C110, C111, C112, C115, C116, C119, C120, C514, C515, C516, C520, C521	Capacitor ceramic X5R 0201	0.1 µF	Murata GRM033R60J104KE19D
3	6	C103, C117, C118, C121, C122, C212	Capacitor monolithic ceramic 0402	1 µF	Murata GRM155R60J105KE19D



Item	Qty	Reference Designator	Description	Value	Manufacturer/Part No.
4	31	C123, C231, C233, C235, C237, C239, C301, C305, C306, C401, C402, C403, C404, C501, C502, C504, C505, C506, C507, C512, C517, C518, C519, C523, C529, C530, C531, C532, C533, C601, C604	Capacitor ceramic X7R 0402	0.1 $\mu$ F	Murata GRM155R71C104KA88D
5	7	C201, C232, C234, C236, C238, C240, C405	Capacitor tantalum	10 $\mu$ F	AVX TAJA106K010RNJ
6	8	C204, C206, C207, C209, C225, C227, C228, C230	Capacitor monolithic ceramic X5R	4.7 $\mu$ F	Murata GRM188R60J475KE19
7	4	C205, C208, C226, C229	Capacitor ceramic chip X8R	0.01 $\mu$ F	TDK C1005X8R1E103K
8	2	C210, C211	Capacitor ceramic X5R 0603	10 $\mu$ F	Murata GRM188R60J106ME47D
9	3	C302, C303, C304	Capacitor ceramic NP0 0402	8.2 pF	Yageo 0402CG829D9B200
10	2	C503, C508	Capacitor ceramic X5R	0.33 $\mu$ F	Murata GRM155R61A334KE15D
11	1	C510	Capacitor ceramic monolithic	0.001 $\mu$ F	Murata GRM155R71H102KA01D
12	2	C511, C513	Capacitor chip ceramic X7R 0603	0.47 $\mu$ F	Murata GCM188R71C474KA55D
13	5	C524, C525, C526, C527, C534	Capacitor ceramic monolithic	10 $\mu$ F	Murata GRM21BR61C106KE15L
14	4	CR201, CR204, CR205, CR206	Diode rectifier GPP SMD	S1AB-13	Diode Incorp S1AB-13
15	1	CR202	Diode Schottky 3 A rectifier	SK33A-TP	MCC SK33A-TP
16	1	CR203	LED green surface mount	LNJ314G8TRA (green)	Panasonic LNJ314G8TRA
17	2	CR501, CR502	LED green surface mount	LNJ314G8TRA (green)	Panasonic LNJ314G8TRA
18	1	CR503	Diode Schottky dual series	HSMS-2812BLK	Avago HSMS-2812BLK
19	10	E201, E202, E204, E205, E207, E212, E213, E214, E215, E216	Inductor ferrite bead	100 MHz	Panasonic EXC-ML20A390U
20	2	E501, E502	Chip bead core	45 $\Omega$	Panasonic EXCCL3225U1
21	1	F201	Fuse polyswitch PTC device 1812	1.1 A	Tyco Electronics NANOSMDC110F-2
22	1	FL201	Filter noise suppression LC combined type	BNX016-01	Murata BNX016-01
23	3	J101, J301, J506	Connector-PCB SMA ST edge mount	SMA-J-P-X-ST-EM1	Samtec SMA-J-P-X-ST-EM1
24	1	J501	Connector-PCB BERG header ST male 3-pin	SAMTECTSW10308GS3PIN	Samtec TSW-103-08-G-S
25	2	JP201, JP203	Resistor jumper SMD 0805 (SHRT)	0	Panasonic ERJ-6GEYJ0.0
26	6	L501, L502, L503, L504, L505, L506	Inductor SMT power	1 $\mu$ H	Coilcraft ME3220-102MLB
27	3	P101, P102, P401	Connector-PCB header two-position	TSW-102-08-G-S	Samtec TSW-102-08-G-S
28	1	P201	Connector-PCB DC power jack surface mount	PJ-202A	CUI Stack PJ-202A
29	1	P202	Connector-PCB header six-position	Z5.531.3625.0	Wieland Z5.531.3625.0
30	1	P203	Connector-PCB, pluggable header	Z5.531.3425.0	Wieland Z5.531.3425.0

Item	Qty	Reference Designator	Description	Value	Manufacturer/Part No.
31	1	P601	Connector-PCB 60-pin RA connector	6469169-1	Tyco 6469169-1
32	19	R101, R303, R307, R319, R320, R404, R405, R506, R522, R523, R524, R525, R531, R537, R548, R551, R552, RS201, RS205	Resistor film SMD 0402	0	Panasonic ERJ-2GE0R00X
33	1	R201	Resistor film chip thick	261	NIC Comp Corp NRC06F2610TRF
34	1	R222	Resistor precision thick film chip R0402	1.00k	Panasonic ERJ-2RKF1001X
35	1	R302	Resistor film SMD 0603	0	Panasonic ERJ-3GEY0R00V
36	2	R313, R314	Resistor film SMD 0402	36	Panasonic ERJ-2GEJ360X
37	2	R315, R316	Resistor film SMD 0402	33	Panasonic ERJ-2GEJ330X
38	5	R317, R318, R501, R503, R604	Resistor precision thick film chip R0402	49.9	Panasonic ERJ-2RKF49R9X
39	2	R401, R402	Resistor precision thick film chip R0402	40.2	Panasonic ERJ-2RKF40R2X
40	4	R407, R603, R605, R626	Resistor film SMD 0402	1.1k	Panasonic ERJ-2GEJ112X
41	1	R502	Resistor ultra-precision ultra-reliability MF chip	1k	Susumu RG1005P-102-B-T5
42	11	R509, R515, R516, R517, R518, R519, R544, R545, R601, R609, R610	Resistor precision thick film chip R0402	10k	Panasonic ERJ-2RKF1002X
43	3	R510, R511, R512	Resistor precision thick film chip R0201	100	Panasonic ERJ-1GEF1000C
44	2	R513, R514	Resistor precision thick film chip R0402	200	Panasonic ERJ-2RKF2000X
45	1	R543	Resistor film SMD 0402	100	Venkel CR0402-16W-1000FPT
46	3	R602, R611, R612	Resistor precision thick film chip R0402	100k	Panasonic ERJ-2RKF1003X
47	8	R606, R613, R616, R618, R620, R624, R625, R628	Resistor thick film chip	0	Multicomp 0402WGF0000TCE
48	3	T302, T303, T401	Transformer RF 1:1	ETC1-1-13	Macom ETC1-1-13
49	1	T503	Transformer RF 1:1	MABA-007159-000000	Macom MABA-007159-000000
50	6	TP201, TP501, TP502, TP503, TP504, TP505	TEK probe	Test pad	P/O PCB NONE
51	1	U101	IC-Analog Devices AD9641 prelim	AD9641_PRELIM	Analog Devices AD9641_PRELIM
52	2	U202, U203	IC-Analog Devices 300 mA low dropout CMOS linear regulator	ADP1713AUJZ-3.3-R7	Analog Devices ADP1713AUJZ-3.3-R7
53	2	U204, U205	IC-Analog Devices low dropout CMOS linear regulator	ADP1706ARDZ-1.8-R7	Analog Devices ADP1706ARDZ-1.8-R7
54	1	U206	IC-Analog Devices compact 600 mA, 3 MHz step-down DC-to-DC converter	ADP2108AUJZ-1.8-R7	Analog Devices ADP2108AUJZ-1.8-R7
55	2	U300, U602	IC tiny logic UHS dual buffer	NC7WZ16P6X	Fairchild NC7WZ16P6X
56	1	U401	IC 2.6 GHz ultralow distortion differential IF/RF amplifier	ADL5562_PRELIM	Analog Devices ADL5562_PRELIM
57	1	U501	IC-Analog Devices AD9524 prelim	AD9524_PRELIM	Analog Devices AD9524_PRELIM
58	1	U503	IC-Analog Devices CMOS LVDS differential driver	ADN4661BRZ	Analog Devices ADN4661BRZ

Item	Qty	Reference Designator	Description	Value	Manufacturer/Part No.
59	1	U601	IC tiny logic UHS dual buffer	NC7WZ07P6X	Fairchild NC7WZ07P6X
60 <sup>1</sup>	4	C213, C214, C215, C216	Capacitor ceramic X5R 0603	10 µF	Murata GRM188R60J106ME47D
61 <sup>1</sup>	7	C406, C407, C408, C522, C528, C602, C603	Capacitor ceramic X7R 0402	0.1 µF	Murata GRM155R71C104KA88D
62 <sup>1</sup>	2	C409, C410	Capacitor monolithic ceramic C0G 0402	5 pF	Murata GRM1555C1H5R0CZ01D
63 <sup>1</sup>	1	C509	Capacitor ceramic monolithic	0.001 µF	Murata GRM155R71H102KA01D
64 <sup>1</sup>	6	E203, E206, E208, E209, E210, E211	Inductor ferrite bead	100 MHz	Panasonic EXC-ML20A390U
65 <sup>1</sup>	4	J302, J502, J503, J505	Connector-PCB SMA ST edge mount	SMA-J-P-X-ST-EM1	Samtec SMA-J-P-X-ST-EM1
66 <sup>1</sup>	2	JP202, JP204	Resistor jumper SMD 0805 (SHRT)	0	Panasonic ERJ-6GEYJ0.0
67 <sup>1</sup>	1	JP401	Solder pads R0402 jumper	JPR0402	N/A JPR0402
68 <sup>1</sup>	2	L201, L202	Inductor SMT power	2.2 µH	Coilcraft EPL2014-222MLB
69 <sup>1</sup>	3	L301, L405, L406	Inductor SM	82 nH	Murata LQW18AN82NG00D
70 <sup>1</sup>	4	L401, L402, L403, L404	Inductor SM	120 nH	Panasonic ELJ-RER12JF3
71 <sup>1</sup>	1	P602	CONN_PCB 60-pin RA connector	6469169-1	Tyco 6469169-1
72 <sup>1</sup>	2	R102, R103	Resistor film SMD 0402	2.0k	Multicomp CR10B202JT
73 <sup>1</sup>	6	R105, R301, R304, R505, R529, R530	Resistor precision thick film chip R0402	49.9	Panasonic ERJ-2RKF49R9X
74 <sup>1</sup>	1	R106	Resistor film SMD 0402	100	Venkel CR0402-16W-1000FPT
75 <sup>1</sup>	1	R204	Resistor precision thick film chip R0402	100k	Panasonic ERJ-2RKF1003X
76 <sup>1</sup>	1	R305	Resistor film SMD 0603	0	Panasonic ERJ-3GEY0R00V
77 <sup>1</sup>	36	R306, R308, R309, R310, R311, R312, R403, R406, R408, R409, R412, R508, R526, R527, R528, R532, R533, R534, R538, R541, R542, R547, R549, R550, R553, R554, R608, RS202, RS203, RS204, RS206, RS207, RS208, RS209, RS210, RS211	Resistor film SMD 0402	0	Panasonic ERJ-2GE0R00X
78 <sup>1</sup>	2	R410, R411	Resistor precision thick film chip R0402	1.00k	Panasonic ERJ-2RKF1001X
79 <sup>1</sup>	1	R507	Do not install (R0402)	0402	0402
80 <sup>1</sup>	2	R520, R521	Resistor precision thick film chip R0402	200	Panasonic ERJ-2RKF2000X
81 <sup>1</sup>	2	R539, R540	Resistor precision thick film chip R0402	24.9	Panasonic ERJ-2RKF24R9X
82 <sup>1</sup>	3	R607, R614, R617	Resistor thick film chip	0	Multicomp 0402WGF0000TCE
83 <sup>1</sup>	2	R615, R627	Resistor precision thick film chip R0402	10k	Panasonic ERJ-2RKF1002X
84 <sup>1</sup>	3	T301, T304, T502	Transformer RF	ADT1-1WT+	Mini Circuits ADT1-1WT+
85 <sup>1</sup>	12	TP601, TP602, TP603, TP604, TP605, TP606, TP607, TP608, TP609, TP610, TP611, TP612	TEK probe	Test pad	P/O PCB NONE
86 <sup>1</sup>	1	U603	IC-Analog Devices CMOS, quad SPDT switches	ADG734BRUZ	Analog Devices ADG734BRUZ
87 <sup>1</sup>	1	Y501	IC oscillator voltage controlled	60 MHz to 800 MHz	Epson Toyocom TCO-2111

<sup>1</sup> Do not install.

**NOTES**

**NOTES**

**NOTES**

## NOTES

**ESD Caution**

**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

**Legal Terms and Conditions**

By using the evaluation board discussed herein (together with any tools, components documentation or support materials, the "Evaluation Board"), you are agreeing to be bound by the terms and conditions set forth below ("Agreement") unless you have purchased the Evaluation Board, in which case the Analog Devices Standard Terms and Conditions of Sale shall govern. Do not use the Evaluation Board until you have read and agreed to the Agreement. Your use of the Evaluation Board shall signify your acceptance of the Agreement. This Agreement is made by and between you ("Customer") and Analog Devices, Inc. ("ADI"), with its principal place of business at One Technology Way, Norwood, MA 02062, USA. Subject to the terms and conditions of the Agreement, ADI hereby grants to Customer a free, limited, personal, temporary, non-exclusive, non-sublicensable, non-transferable license to use the Evaluation Board FOR EVALUATION PURPOSES ONLY. Customer understands and agrees that the Evaluation Board is provided for the sole and exclusive purpose referenced above, and agrees not to use the Evaluation Board for any other purpose. Furthermore, the license granted is expressly made subject to the following additional limitations: Customer shall not (i) rent, lease, display, sell, transfer, assign, sublicense, or distribute the Evaluation Board; and (ii) permit any Third Party to access the Evaluation Board. As used herein, the term "Third Party" includes any entity other than ADI, Customer, their employees, affiliates and in-house consultants. The Evaluation Board is NOT sold to Customer; all rights not expressly granted herein, including ownership of the Evaluation Board, are reserved by ADI. CONFIDENTIALITY. This Agreement and the Evaluation Board shall all be considered the confidential and proprietary information of ADI. Customer may not disclose or transfer any portion of the Evaluation Board to any other party for any reason. Upon discontinuation of use of the Evaluation Board or termination of this Agreement, Customer agrees to promptly return the Evaluation Board to ADI. ADDITIONAL RESTRICTIONS. Customer may not disassemble, decompile or reverse engineer chips on the Evaluation Board. Customer shall inform ADI of any occurred damages or any modifications or alterations it makes to the Evaluation Board, including but not limited to soldering or any other activity that affects the material content of the Evaluation Board. Modifications to the Evaluation Board must comply with applicable law, including but not limited to the RoHS Directive. TERMINATION. ADI may terminate this Agreement at any time upon giving written notice to Customer. Customer agrees to return to ADI the Evaluation Board at that time. LIMITATION OF LIABILITY. THE EVALUATION BOARD PROVIDED HEREUNDER IS PROVIDED "AS IS" AND ADI MAKES NO WARRANTIES OR REPRESENTATIONS OF ANY KIND WITH RESPECT TO IT. ADI SPECIFICALLY DISCLAIMS ANY REPRESENTATIONS, ENDORSEMENTS, GUARANTEES, OR WARRANTIES, EXPRESS OR IMPLIED, RELATED TO THE EVALUATION BOARD INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, TITLE, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS. IN NO EVENT WILL ADI AND ITS LICENSORS BE LIABLE FOR ANY INCIDENTAL, SPECIAL, INDIRECT, OR CONSEQUENTIAL DAMAGES RESULTING FROM CUSTOMER'S POSSESSION OR USE OF THE EVALUATION BOARD, INCLUDING BUT NOT LIMITED TO LOST PROFITS, DELAY COSTS, LABOR COSTS OR LOSS OF GOODWILL. ADI'S TOTAL LIABILITY FROM ANY AND ALL CAUSES SHALL BE LIMITED TO THE AMOUNT OF ONE HUNDRED US DOLLARS (\$100.00). EXPORT. Customer agrees that it will not directly or indirectly export the Evaluation Board to another country, and that it will comply with all applicable United States federal laws and regulations relating to exports. GOVERNING LAW. This Agreement shall be governed by and construed in accordance with the substantive laws of the Commonwealth of Massachusetts (excluding conflict of law rules). Any legal action regarding this Agreement will be heard in the state or federal courts having jurisdiction in Suffolk County, Massachusetts, and Customer hereby submits to the personal jurisdiction and venue of such courts. The United Nations Convention on Contracts for the International Sale of Goods shall not apply to this Agreement and is expressly disclaimed.